

# Dual Bootstrapped, 12 V MOSFET Driver with Output Disable

# ADP3110

#### **FEATURES**

All-in-one synchronous buck driver Bootstrapped high-side drive One PWM signal generates both drives Anticross-conduction protection circuitry Output disable control turns off both MOSFETs to float output per Intel® VRM 10 specification

#### **APPLICATIONS**


Multiphase desktop CPU supplies Single-supply synchronous buck converters

#### **GENERAL DESCRIPTION**

The ADP3110 is a dual, high voltage MOSFET driver optimized for driving two N-channel MOSFETs, which are the two switches in a nonisolated synchronous buck power converter. Each of the drivers is capable of driving a 3000 pF load with a 25 ns propagation delay and a 30 ns transition time. One of the drivers can be bootstrapped and is designed to handle the high voltage slew rate associated with floating high-side gate drivers. The ADP3110 includes overlapping drive protection to prevent shoot-through current in the external MOSFETs.

The OD pin shuts off both the high-side and the low-side MOSFETs to prevent rapid output capacitor discharge during system shutdown.

The ADP3110 is specified over the commercial temperature range of 0°C to 85°C and is available in an 8-lead SOIC\_N package.



### SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM

## ADP3110

### TABLE OF CONTENTS

Specifications	3
Absolute Maximum Ratings	4
ESD Caution	4
Pin Configuration and Function Descriptions	5
Timing Characteristics	6
Theory of Operation	7
Low-Side Driver	7
High-Side Driver	7

Overlap Protection Circuit7
Application Information
Supply Capacitor Selection8
Bootstrap Circuit8
MOSFET Selection8
PC Board Layout Considerations9
Outline Dimensions11
Ordering Guide11

### **REVISION HISTORY**

01/08 - Rev 1: Conversion to ON Semiconductor

6/05—Revision 0: Initial Version

### **SPECIFICATIONS**

 $V_{\rm CC}$  = 12 V, BST = 4 V to 26 V,  $T_{\rm A}$  = 25°C, unless otherwise noted.

#### Table 1.1

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
PWM INPUT						
Input Voltage High <sup>2</sup>			2.0			v
Input Voltage Low <sup>2</sup>					0.8	v
Input Current <sup>2</sup>			-1		+1	μA
Hysteresis <sup>2</sup>			90	250		mV
OD INPUT						
Input Voltage High <sup>2</sup>			2.0			v
Input Voltage Low <sup>2</sup>					0.8	v
Input Current <sup>2</sup>			-1		+1	μA
Hysteresis <sup>2</sup>			90	250		mV
Propagation Delay Times <sup>3</sup>	tpdl	See Figure 3		20	35	ns
	$tpdh_{\overline{OD}}$	See Figure 3		40	55	ns
HIGH-SIDE DRIVER						
Output Resistance, Sourcing Current		BST to SW = $12 V$		3.8	4.4	Ω
Output Resistance, Sinking Current	R <sub>DRV</sub> + sw	BST to SW = $12 \text{ V}$		1.4	1.8	Ω
Output Resistance, Unbiased		BST to $SW = 0 V$		10		kΩ
Transition Times	tr <sub>DRVH</sub>	BST to SW = $12 V$ , $C_{LOAD} = 3 nF$ , see Figure 4		40	55	ns
	tf <sub>DRVH</sub>	BST to SW = 12 V, $C_{LOAD}$ = 3 nF, see Figure 4		30	45	ns
Propagation Delay Times <sup>3</sup>	tpdh <sub>DRVH</sub>	BST to SW = 12 V, $C_{LOAD}$ = 3 nF,see Figure 4		45	65	ns
	tpdI <sub>DRVH</sub>	BST to SW = 12 V, $C_{LOAD}$ = 3 nF, see Figure 4		25	35	ns
SW Pull Down Resistance	Rsw – pgnd	SW to PGND		10		kΩ
LOW-SIDE DRIVER						
Output Resistance, Sourcing Current				3.4	4.0	Ω
Output Resistance, Sinking Current	$R_{\text{DRVL}-PGND}$			1.4	1.8	Ω
Output Resistance, Unbiased		VCC = PGND		10		kΩ
Transition Times	tr <sub>DRVL</sub>	C <sub>LOAD</sub> = 3 nF, see Figure 4		40	50	ns
	tf <sub>DRVL</sub>	C <sub>LOAD</sub> = 3 nF, see Figure 4		20	30	ns
Propagation Delay Times <sup>3</sup>	tpdh <sub>DRVL</sub>	C <sub>LOAD</sub> = 3 nF, see Figure 4		15	35	ns
	tpdl <sub>DRVL</sub>	C <sub>LOAD</sub> = 3 nF, see Figure 4		30	40	ns
Time-out Delay		SW = 5 V	110	190		ns
		SW = PGND	95	150		ns
SUPPLY						
Supply Voltage Range <sup>2</sup>	Vcc		4.15		13.2	V
Supply Current <sup>2</sup>	Isys	BST = 12 V, IN = 0 V		2	5	mA
UVLO Voltage <sup>2</sup>		VCC rising	1.5		3.0	V
Hysteresis <sup>2</sup>				350		mV

<sup>1</sup> All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC) methods. <sup>2</sup> Specifications apply over the full operating temperature range  $T_A = 0^{\circ}C$  to 85°C. <sup>3</sup> For propagation delays, tpdh refers to the specified signal going high, and tpdl refers to it going low.

## ADP3110

### **ABSOLUTE MAXIMUM RATINGS**

Table 2.

Table 2.				
Parameter	Rating			
VCC	–0.3 V to +15 V			
BST	–0.3 V to VCC + 15 V			
BST to SW	–0.3 V to +15 V			
SW				
DC	–5 V to +15 V			
<200 ns	–10 V to +25 V			
DRVH				
DC	SW – 0.3 V to BST + 0.3 V			
<200 ns	SW – 2 V to BST + 0.3 V			
DRVL				
DC	–0.3 V to VCC + 0.3 V			
<200 ns	–2 V to VCC + 0.3 V			
IN, OD	–0.3 V to 6.5 V			
θ <sub>JA</sub> , SOIC_N				
2-Layer Board	123°C/W			
4-Layer Board	90°C/W			
Operating Ambient Temperature				
Range	0°C to 85°C			
Junction Temperature Range	0°C to 150°C			
Storage Temperature Range	–65°C to +150°C			
Lead Temperature Range				
Soldering (10 sec)	300°C			
Vapor Phase (60 sec)	215°C			
Infrared (15 sec)	260°C			

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Unless otherwise specified all other voltages are referenced to PGND.

### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



### **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



Figure 2. 8-Lead SOIC\_N Pin Configuration

#### **Table 3. Pin Function Descriptions**

Pin No.	Mnemonic	Description
1	BST	Upper MOSFET Floating Bootstrap Supply. A capacitor connected between the BST and SW pins holds this bootstrapped voltage for the high-side MOSFET as it is switched.
2	IN	Logic Level PWM Input. This pin has primary control of the driver outputs. In normal operation, pulling this pin low turns on the low-side driver; pulling it high turns on the high-side driver.
3	OD	Output Disable. When low, this pin disables normal operation, forcing DRVH and DRVL low.
4	VCC	Input Supply. This pin should be bypassed to PGND with ~1 $\mu$ F ceramic capacitor.
5	DRVL	Synchronous Rectifier Drive. Output drive for the lower (synchronous rectifier) MOSFET.
6	PGND	Power Ground. This pin should be closely connected to the source of the lower MOSFET.
7	SW	Switch Node Connection. This pin is connected to the buck-switching node, close to the upper MOSFET's source. It is the floating return for the upper MOSFET drive signal. It is also used to monitor the switched voltage to prevent turn-on of the lower MOSFET until the voltage is below ~1 V.
8	DRVH	Buck Drive. Output drive for the upper (buck) MOSFET.

### TIMING CHARACTERISTICS




Figure 4. Timing Diagram (Timing is Referenced to the 90% and 10% Points Unless Otherwise Noted)

### **THEORY OF OPERATION**

The ADP3110 is a dual MOSFET driver optimized for driving two N-channel MOSFETs in a synchronous buck converter topology. A single PWM input signal is all that is required to properly drive the high-side and the low-side MOSFETs. Each driver is capable of driving a 3 nF load at speeds up to 500 kHz.

A more detailed description of the ADP3110 and its features follows. Refer to Figure 1.

### **LOW-SIDE DRIVER**

The low-side driver is designed to drive a ground-referenced N-channel MOSFET. The bias to the low-side driver is internally connected to the VCC supply and PGND.

When the ADP3110 is enabled, the driver's output is 180 degrees out of phase with the PWM input. When the ADP3110 is disabled, the low-side gate is held low.

### **HIGH-SIDE DRIVER**

The high-side driver is designed to drive a floating N-channel MOSFET. The bias voltage for the high-side driver is developed by an external bootstrap supply circuit, which is connected between the BST and SW pins.

The bootstrap circuit comprises a diode, D1, and bootstrap capacitor,  $C_{BST1}$ .  $C_{BST2}$  and  $R_{BST}$  are included to reduce the highside gate drive voltage and limit the switch node slew rate (referred to as a Boot-Snap<sup>\*\*</sup> circuit, see the Application Information section for more details). When the ADP3110 is starting up the SW pin is at ground; therefore the bootstrap capacitor charges up to VCC through D1. When the PWM input goes high, the high-side driver begins to turn on the highside MOSFET, Q1, by pulling charge out of  $C_{BST1}$  and  $C_{BST2}$ . As Q1 turns on, the SW pin rises up to V<sub>IN</sub>, forcing the BST pin to  $V_{IN} + V_{C(BST)}$ , which is enough gate-to-source voltage to hold Q1 on. To complete the cycle, Q1 is switched off by pulling the gate down to the voltage at the SW pin. When the low-side MOSFET, Q2, turns on, the SW pin is pulled to ground. This allows the bootstrap capacitor to charge up to VCC again.

The high-side driver's output is in phase with the PWM input. When the driver is disabled, the high-side gate is held low.

### **OVERLAP PROTECTION CIRCUIT**

The overlap protection circuit prevents both of the main power switches, Q1 and Q2, from being on at the same time. This prevents shoot-through currents from flowing through both power switches, and the associated losses that can occur during their on/off transitions. The overlap protection circuit accomplishes this by adaptively controlling the delay from the Q1 turn off to the Q2 turn on, and by internally setting the delay from the Q2 turn off to the Q1 turn on.

To prevent the overlap of the gate drives during the Q1 turn off and the Q2 turn on, the overlap circuit monitors the voltage at the SW pin. When the PWM input signal goes low, Q1 begins to turn off (after propagation delay). Before Q2 can turn on, the overlap protection circuit makes sure that SW has first gone high and then waits for the voltage at the SW pin to fall from V<sub>IN</sub> to 1 V. Once the voltage on the SW pin has fallen to 1 V, Q2 begins turn on. If the SW pin had not gone high first, then the Q2 turn on is delayed by a fixed 150 ns. By waiting for the voltage on the SW pin to reach 1 V or for the fixed delay time, the overlap protection circuit ensures that Q1 is off before Q2 turns on, regardless of variations in temperature, supply voltage, input pulse width, gate charge, and drive current. If SW does not go below 1 V after 190 ns, DRVL turns on. This can occur if the current flowing in the output inductor is negative and is flowing through the high-side MOSFET body diode.

### **APPLICATION INFORMATION** SUPPLY CAPACITOR SELECTION

For the supply input (VCC) of the ADP3110, a local bypass capacitor is recommended to reduce the noise and to supply some of the peak currents drawn. Use a 4.7  $\mu$ F, low ESR capacitor. Multilayer ceramic chip (MLCC) capacitors provide the best combination of low ESR and small size. Keep the ceramic capacitor as close as possible to the ADP3110.

### **BOOTSTRAP CIRCUIT**

The bootstrap circuit uses a charge storage capacitor ( $C_{BST1}$ ) and a diode, as shown in Figure 1. These components can be selected after the high-side MOSFET is chosen. The bootstrap capacitor must have a voltage rating that is able to handle twice the maximum supply voltage. A minimum 50 V rating is recommended. The capacitor values are determined using the following equations:

$$C_{BST1} + C_{BST2} = 10 \times \frac{Q_{GATE}}{V_{GATE}}$$
(1)

$$\frac{C_{BST1}}{C_{BST1} + C_{BST2}} = \frac{V_{GATE}}{VCC - V_D}$$
(2)

where:

(

 $Q_{GATE}$  is the total gate charge of the high-side MOSFET at  $V_{GATE}$ .  $V_{GATE}$  is the desired gate drive voltage (usually in the range of

5 V to 10 V, 7 V being typical).

 $V_D$  is the voltage drop across D1.

Rearranging Equation 1 and Equation 2 to solve for  $C_{\text{BST1}}$  yields

$$C_{BST1} = 10 \times \frac{Q_{GATE}}{VCC - V_D}$$
(3)

C<sub>BST2</sub> can then be found by rearranging Equation 1

$$C_{BST2} = 10 \times \frac{Q_{GATE}}{V_{GATE}} - C_{BST1}$$
(4)

For example, an NTD60N02 has a total gate charge of about 12 nC at  $V_{GATE} = 7$  V. Using VCC = 12 V and  $V_D = 1$  V, we find  $C_{BST1} = 12$  nF and  $C_{BST2} = 6.8$  nF. Good quality ceramic capacitors should be used.

 $R_{BST}$  is used for slew rate limiting to minimize the ringing at the switch node. It also provides peak current limiting through D1. An  $R_{BST}$  value of 1.5  $\Omega$  to 2.2  $\Omega$  is a good choice. The resistor needs to be able to handle at least 250 mW due to the peak currents that flow through it.

A small signal diode can be used for the bootstrap diode due to the ample gate drive voltage supplied by  $V_{CC}$ . The bootstrap diode must have a minimum 15 V rating to withstand the

maximum supply voltage. The average forward current can be estimated by

$$I_{F(AVG)} = Q_{GATE} \times f_{MAX} \tag{5}$$

where  $f_{MAX}$  is the maximum switching frequency of the controller.

The peak surge current rating should be calculated by

$$I_{F(PEAK)} = \frac{VCC - V_D}{R_{BST}}$$
(6)

### **MOSFET SELECTION**

When interfacing the ADP3110 to external MOSFETs, the designer should be aware of a few considerations. These help to make a more robust design that minimizes stresses on both the driver and MOSFETs. These stresses include exceeding the short-time duration voltage ratings on the driver pins as well as the external MOSFET.

It is also highly recommended to use the Boot-Snap circuit to improve the interaction of the driver with the characteristics of the MOSFETs. If a simple bootstrap arrangement is used, make sure to include a proper snubber network on the SW node.

#### High-Side (Control) MOSFETs

The high-side MOSFET is usually selected to be high speed to minimize switching losses (see any ADI Flex-Mode<sup>™</sup> controller data sheet for more details on MOSFET losses). This usually implies a low gate resistance and low input capacitance/charge device. Yet, there is also a significant source lead inductance that can exist (this depends mainly on the MOSFET package; it is best to contact the MOSFET vendor for this information).

The ADP3110 DRVH output impedance and the external MOSFETs' input resistance determine the rate of charge delivery to the MOSFETs' gate capacitance which, in turn, determines the switching times of the MOSFETs. A large voltage spike can be generated across the source lead inductance when the high-side MOSFETs switch off, due to large currents flowing in the MOSFETs during switching (usually larger at turn off due to ramping of the current in the output inductor). This voltage spike occurs across the internal die of the MOSFETs and can lead to catastrophic avalanche. The mechanisms involved in this avalanche condition can be referenced in literature from the MOSFET suppliers. The MOSFET vendor should provide a maximum voltage slew rate at drain current rating such that this can be designed around. The next step is to determine the expected maximum current in the MOSFET. This can be done by

$$I_{MAX} = I_{DC}(per \ phase) + (VCC - V_{OUT}) \times \frac{D_{MAX}}{f_{MAX} \times L_{OUT}}$$
(7)

 $D_{MAX}$  is determined for the VR controller being used with the driver. Note this current gets divided roughly equally between MOSFETs if more than one is used (assume a worst-case mismatch of 30% for design margin).  $L_{OUT}$  is the output inductor value.

When producing the design, there is no exact method for calculating the dV/dt due to the parasitic effects in the external MOSFETs as well as the PCB. However, it can be measured to determine if it is safe. If it appears the dV/dt is too fast, an optional gate resistor can be added between DRVH and the high-side MOSFET. This resistor slows down the dV/dt, but it also increases the switching losses in the high-side MOSFET. The ADP3110 is optimally designed with an internal drive impedance that works with most MOSFETs to switch them efficiently yet minimize dV/dt. However, some high speed MOSFETs may require this external gate resistor, depending on the currents being switched in the MOSFET.

### Low-Side (Synchronous) MOSFETs

The low-side MOSFETs are usually selected to have a low on resistance to minimize conduction losses. This usually implies a large input gate capacitance and gate charge. The first concern is to make sure the power delivery from the ADP3110's DRVL does not exceed the thermal rating of the driver.

The next concern for the low-side MOSFETs is to prevent them from inadvertently being switched on when the high-side MOSFET turns on. This occurs due to the drain-gate (Miller, also specified as  $C_{rss}$ ) capacitance of the MOSFET. When the drain of the low-side MOSFET is switched to VCC by the high-side turning on (at a rate dV/dt), the internal gate of the low-side MOSFET is pulled up by an amount roughly equal to VCC  $\times$  ( $C_{rss}/C_{iss}$ ). It is important to make sure this does not put the MOSFET into conduction.

Another consideration is the nonoverlap circuitry of the ADP3110, which attempts to minimize the nonoverlap period. During the state of the high-side turning off to low-side turning on, the SW pin and the conditions of SW prior to switching are monitored to adequately prevent overlap.

However, during the low-side turn off to high-side turn on, the SW pin does not contain information for determining the proper switching time, so the state of the DRVL pin is monitored to go below one sixth of  $V_{CC}$  and then a delay is added. Due to the Miller capacitance and internal delays of the low-side MOSFET gate, one must ensure the Miller-to-input capacitance ratio is low enough and the low-side MOSFET internal delays are not large enough to allow accidental turn on of the low-side MOSFET when the high-side MOSFET turns on.

Contact Sales for an updated list of recommended low-side MOSFETs.

### PC BOARD LAYOUT CONSIDERATIONS

Use the following general guidelines when designing printed circuit boards.

- 1. Trace out the high current paths and use short, wide (>20 mil) traces to make these connections.
- 2. Minimize trace inductance between the DRVH and DRVL outputs and the MOSFET gates.
- 3. Connect the PGND pin of the ADP3110 as closely as possible to the source of the lower MOSFET.
- 4. The  $V_{CC}$  bypass capacitor should be located as closely as possible to the VCC and PGND pins.
- 5. Use vias to other layers when possible to maximize thermal conduction away from the IC.

The circuit in Figure 6 shows how four drivers can be combined with the ADP3181 to form a total power conversion solution for generating  $V_{\rm CC(CORE)}$  for an Intel CPU that is VRD 10.x compliant.

Figure 5 shows an example of the typical land patterns based on the guidelines given previously. For more detailed layout guidelines for a complete CPU voltage regulator subsystem, refer to the Layout and Component Placement section in the ADP3181 data sheet.





Figure 5. External Component Placement Example

ADP3110




1FOR A DESCRIPTION OF OPTIONAL COMPONENTS, SEE THE ADP3181 THEORY OF OPERATION SECTION.

05514-006

Figure 6. VRD 10.x Compliant Power Supply Circuit

### **OUTLINE DIMENSIONS**



(R-8) Dimensions shown in millimeters and (inches)

#### **ORDERING GUIDE**

Model Temperature Range		Package Description	Package Option	Quantity per Reel	
ADP3110KRZ <sup>1</sup>	0°C to 85°C	Standard Small Outline Package [SOIC_N]	R-8	N/A	
ADP3110KRZ-RL <sup>1</sup>	0°C to 85°C	Standard Small Outline Package [SOIC_N]	R-8	2500	

 $^{1}$  Z = Pb-free part.

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative